Optimization of SNR InSigma-Delta Modulators with Clock Jitter Using Genetic Algorithm
نویسندگان
چکیده
Oversampling Sigma Delta ADC (Analog to Digital) Converters are the key building blocks of wireless transceivers. In sigma delta modulator design,the scaling coefficients determine the peak signal-to-noise ratio. So selecting the optimum value of the coefficient is necessary. And therefore GA (Genetic Algorithm) is used for optimizing the coefficients. The performance of the design is analyzed using clock-jitter effect and considering noise also. The Simulation is done in MATLAB and the corresponding results were observed. KeywordsAnalog to Digital Converter (ADC), Genetic Algorithm (GA), Optimization.
منابع مشابه
The Effect of Clock Jitter on the Performance of Bandpass Σ∆ ADCs
In this paper, we build a novel well-proved model for describing the combined error due to clock jitter and quantization noise on the performance of bandpass sigma delta (Σ∆) analog to digital converters (ADCs). The clock jitter is modeled as a timing variation of the sampling process which follows the characteristic of the Wiener process. Computer simulations as well as theoretical calculation...
متن کاملA New Method for Elimination of the Clock Jitter Effects in Continuous Time Delta-Sigma Modulators
In this paper the spectral density of the additive jitter noise in continuous time (CT) Delta-Sigma modulators (DSM) is derived analytically. Making use of the analytic results, extracted in this paper, a novel method for elimination of the damaging effects of the clock jitter in continuous time Delta-Sigma modulators is proposed. In this method instead of the conventional waveforms used in the...
متن کاملAnalysis of the Clock Jitter Effects in a Time Invariant Model of Continuous Time Delta Sigma Modulators
In this paper by using an exactly analytic approach the clock jitter in the feedback path of the continuous time Delta Sigma modulators (CT DSM) is modeled as an additive jitter noise, providing a time invariant model for a jittery CT DSM. Then for various DAC waveforms the power spectral density (psd) of the clock jitter at the output of DAC is derived and by using an approximation the in-band...
متن کاملA reduced jitter-sensitivity clock generation technique for continuous-time ΣΔ modulators
A clock generation technique for reducing the clockjitter sensitivity of Switched current (SI) Return-to-Zero (RZ) DAC in CT ΣΔ modulators is presented in this paper. While realizing the clock-jitter insensitivity, this technique ensures that the feedback period can be utilized more efficiently so that the amplitude of feedback current can be reduced. The proposed technique employs simple digit...
متن کاملClock Jitter Estimation and Suppression in OFDM Systems Employing Bandpass Σ∆ ADC
In this paper, we analyze the effect of clock jitter on the performance of OFDM-based systems applying digital IF architecture. A bandpass Σ∆ ADC is used for the analog to digital conversion process. An accurate and realistic model of the clock jitter in bandpass Σ∆ ADC is implemented. Results from this paper show that clock jitter severely degrades OFDM system performance by introducing both p...
متن کامل